**DRAFT SEMINAR REPORT**

**RECONFIGURABLE PROCESSOR ARCHITETURE**

**Submitted By**

**DEEPAK J PUTHUKKADEN**

**Roll No. 20**

**EC7 B**

**ACKNOWLEDGEMENT**

I wish to thank **Dr. V.P.Devassia**, Principal, Govt. Model Engineering College, for giving me the opportunity to conduct a detailed study and analysis of my seminar. I wish to thank **Mr. Jayachandran. E.S**, Associate Professor, Head of the Department of Electronics Engineering, for his support and faith in me for the completion of this seminar. I express my profound gratitude to **Ms. Shiji T.P**, Associate Professor, the coordinator of Electronics & Communications for allowing me to proceed with this seminar. I take this opportunity to express my profound gratitude and deep regards to my guide **Mr. Rashid M.E**, Senior Lecturer, Department of Electronics Engineering, for his exemplary guidance, monitoring and constant encouragement throughout the course of this seminar. I would also like to thank all the teachers of the Department of Electronics for their whole hearted support.

**LIST OF ABBREVIATIONS**

RP Reconfigurable Processor

FPGA Field Programmable Gate array

ASIC Application Specific Integrated circuit

CPU Central Processing Unit

ROM Read Only Memory

PLA Programmable Logic Array

PAL Programmable Array Logic

RAM Random Access Memory

uP Microprocessor

TI Texas Instruments

GE General Electric Company